DTM of E31 Core

Ryanism April 12, 2019, 8:14am 1

Hi all,

E31 core is equipped with Data TIM.

are there a particular reason why TIM applied instead of cache memory?

Best Regards,

Topic		Replies	Views
Is it possible to have larger I/D cache and I/D TIM in core IP? RISC-V	1	1741	March 21, 2018
E3 Coreplex instruction RAM & data RAM memory map locations Freedom E300	1	2089	August 11, 2016
FE310-G002 clock and I-Cache performance Freedom E300	13	2715	May 4, 2020
Flush instruction cache HiFive1 Rev B	1	1642	September 9, 2019
E21 Design.dts modifications for TIM execution HiFive1 Rev B	0	936	February 27, 2023