[Doc] Port Property of the GbE subsystem architecture

In SiFive FU740-C000 Manual v1p3 page 132, Figure 39.
GEMGXL Master interface connects to a TileLink Slave port.

However, in the top-level block diagram, this port is connected to a TileLink Master Port.

Is this a typo, or am I misunderstanding?

1 Like