"Evaluation RTL will have limited TIM sizes. FPGA bitstream will be unaffected.
Contact us." This is what I see when I am on chip and memory, when I increase TIM 0 size. Even if I set my TIM 0 to 32, when I build my project and contact sales, they never reply. Please someone help!