Using the rocket chip generator I wanted to see if there is an easy way to convert everything before the system bus into the AXI protocol using just the generator or if a verilog blackbox component would be required to develop a TL2AXI component in the bridge before the system bus.