Problem synthesizing Verilog created by Chisel

dagema (Donnie Agema) February 15, 2017, 3:55pm 21

Hi Megan,

I get errors when running any of the tcl scripts. Can it be that I am in the “wasn`t meant for Windows” trap?

Topic		Replies	Views
Make -f Makefile.e300artydevkit mcs fails Freedom E300	19	8002	November 12, 2020
How to add a general AXI device to the freedom project? Freedom U500	13	5471	June 29, 2020
Timing violation of the FPGA compiling of the freedom platform Freedom E300	2	5081	January 13, 2017
Freedom E300 port to zedboard Freedom E300	20	74227	September 29, 2019
How to upload peograms to Arty 7 and debug by jtag interference? SiFive RISC-V Core IP Evaluation	33	9842	January 10, 2019