Peripheral location on the E310 Arty

Archive SiFive RISC-V Core IP Evaluation
1

Is there any document that details the complete memory map including the location of peripherals such as UART or PWM when using the SiFive Freedom E310 Arty FPGA Dev Kit ? Also, information about interrupt lines and such…

Thank you in advance