E51 rtl

huangwanneng · July 27, 2017, 9:28am

I have read the Riscv ISA document, but when I use the E51 rtl to run the simulation , I can’t find which port is the PC

DrewatSiFive · August 3, 2017, 4:43pm

I’ve placed some generally useful signals when running RTL simulation. We will work on adding this information to the RTL evaluation User Guide.

io_imem_resp_(ready, valid, pc, data) → gives you the PC and Data when ready & valid are asserted together.
io_imem_req_(ready, valid, addr) → shows you when the Core wants to do a jump, but generally less useful.
xcpt* signals inside the core show you if you had some sort of Exception, to help show why it’s not progressing as you expect.

Topic		Replies	Views
E51 evaluate RTL run code in ITIM SiFive RISC-V Core IP Evaluation	2	2335	October 8, 2018
Error in read operation while using E31 evaluation RTL SiFive RISC-V Core IP Evaluation	7	2625	October 17, 2018
E31 evaluation simulation SiFive RISC-V Core IP Evaluation	7	2597	August 17, 2017
Doubts about branch Boom prediction decoding RISC-V	4	1898	September 3, 2020
Where is the IDCODE in the E31-rtl? SiFive RISC-V Core IP Evaluation	2	2348	August 15, 2017

E51 rtl

Related Topics