Convert code scala to RTL in Sifive-Blocks


Hi All,
I want to generate code scala Sifive-Blocks/src/main/scala/devices/pwm to Verilog. I am beginning learn language scala. And I am also know how to Sifive-Blocks work because there is no

(Jim Wilson) #2

I’m not a hardware guy, but would suggest looking at sifive/freedom which includes sifive/sifive-blocks, and does have a that mentions how to generate verilog.