CLIC


(Burak) #1

Hello ,

I am searching interrupt concepts in RISC-V . I understand that CLIC is used for preemptive interrupts. However, in Sifive cores (for example E24 ) external , timer and software interrupts are directly connected to Core. How CLIC preempt interrupt within such cases.