Tandem Verification with spike

I am developing a RISC-V core. I was planning to do a tandem verification with spike. My plan is that when an instruction in RTL is getting retired, it has to corss check with spike log (basically destination register value checks).

Presently I am unable to generate a log file from spike (-l with various options I have tried).

Does anybody help me in this.