I am working with the HiFive board with an E31 Coreplex. I’m currently trying to perform a Dhrystone benchmark , and I would like to run it with the cache disabled. Is it possible to do this? If so, what instructions are necessary?
The E31 only has an instruction cache. You cannot disable it.