Can one create new interconnection topology connecting RISC-V cores?

sacch6579 · December 24, 2019, 1:50am

Hi developers,

Thanks for the great job. I am wondering if we can change the network topology in SiFive’s RISC-V design interface to other topologies such as fat-tree, torus or something else? Would it involve changing the ISA, compiler or even the operating system?
If there is any reference I can refer to please let me know.

Many Thanks!!

Topic		Replies	Views
THIS "RISC-V" CATEGORY WILL BE MADE READ-ONLY AFTER Nov 15, 2020 RISC-V	1	2005	November 11, 2020
About the RISC-V category RISC-V	0	2989	November 11, 2020
RISC-V with vector extension for FPGA SiFive RISC-V Core IP Evaluation	1	2058	June 5, 2020
Faster FPGA self baked possible? SiFive RISC-V Core IP Evaluation	0	2156	November 7, 2017
7th RISC-V Workshop General	2	2141	December 9, 2017

Can one create new interconnection topology connecting RISC-V cores?

Related Topics