Please read my response in the Coreplex IP thread about why SiFive only supports the open-source Chisel code base in these forums. The community is welcome to generate Verilog and gate netlists from our Chisel code base, and to share these with others.
Krste