SRSTn and TRSTn for Riscv Core


(harvinder singh) #1

Hi,
how can i perform System reset(SRSTn) and Tap Reset(TRSTn) for riscv-core referring latest riscv debug specification version-0.13 link given below:

Please help me for finding how to implement it.