mmh, doesn’t the bypass field control the mux in FIgure 4.1: E300 clock generation scheme (psdclkbypass_n)? In the diagram that looks like it’s outside the PLL block.
HFXOSC: bypass 0
HFROSC: pllsel 0, bypass 1
Ok I misunderstood the diagram, now it makes sense…