# Trustzone equivalent in RISCV

**URL:** <https://forums.sifive.com/t/trustzone-equivalent-in-riscv/6133>\
**Category:** HiFive1 Rev B\
**Created:** [May 17, 2023, 2:49pm UTC](https://forums.sifive.com/t/trustzone-equivalent-in-riscv/6133 "2023-05-17T14:49:58Z")\
**Posts on this page:** 2\
**Page:** 1

<div class="post-metadata">

**Author:** ![nami1508](https://avatars.discourse-cdn.com/v4/letter/n/b38774/32.png) [@nami1508](https://forums.sifive.com/u/nami1508)\
**Post date:** [May 17, 2023, 2:49pm UTC](https://forums.sifive.com/t/trustzone-equivalent-in-riscv/6133/1 "2023-05-17T14:49:58Z")

</div>

Hi,

I’m new to RISCV.  
Just trying to understand if we have any module equivalent of Arm Trustzone in RISCV (especially in Sifive E21 or E31).  
Is it correct to assume that the Physical Memory Protection (PMP) of RISCV is equivalent to Trustzone in Arm cores?

---

<div class="post-metadata">

**Author:** ![pds](https://avatars.discourse-cdn.com/v4/letter/p/8edcca/32.png) [@pds](https://forums.sifive.com/u/pds)\
**Post date:** [May 17, 2023, 3:51pm UTC](https://forums.sifive.com/t/trustzone-equivalent-in-riscv/6133/2 "2023-05-17T15:51:53Z")

</div>

Hi @nami1508 You are correct 🙂 The PMP is the TrustZone equivalent, more or less. You can read more about it in the [Privileged Spec](https://www2.eecs.berkeley.edu/Pubs/TechRpts/2016/EECS-2016-129.pdf)  
Or, in general, [Documentation.](https://riscv.org/technical/specifications/)  
Don’t forget to look at [SiFive.com](http://SiFive.com)’s Documentation page.
