# Clock Dropped in half ? This affects uart baud as well!

**URL:** https://forums.sifive.com/t/clock-dropped-in-half-this-affects-uart-baud-as-well/1804
**Category:** Freedom E300
**Created:** [November 21, 2018, 12:04pm UTC](https://forums.sifive.com/t/clock-dropped-in-half-this-affects-uart-baud-as-well/1804 "2018-11-21T12:04:47Z")
**Posts on this page:** 1
**Page:** 1

<div class="post-metadata">

### Author: ![ric96](https://avatars.discourse-cdn.com/v4/letter/r/b4bc9f/32.png) [@ric96](https://forums.sifive.com/u/ric96)
#### Post date: [November 21, 2018, 12:04pm UTC](https://forums.sifive.com/t/clock-dropped-in-half-this-affects-uart-baud-as-well/1804/1 "2018-11-21T12:04:47Z")

</div>

Hi all,  
Just got the Arty7 and was playing around. I noticed the Clock frequency dropped from 65 to 32.  
The pre-build MCS runs at 65MHz and outputs at 115200 baud.  
How ever when I build from git, its down to 32 MHz and outputs at 57600 baud.  
Which seems odd, I’d expect if dropping the freq was intentional, then at-least the UART would have been modified accordingly to maintain 115200.