# Announcements

**URL:** https://forums.sifive.com/c/archive/announcements/11.md

[Latest](https://forums.sifive.com/latest.md) · [Categories](https://forums.sifive.com/categories.md)

---

## [About the Announcements category](https://forums.sifive.com/t/about-the-announcements-category/708)

<div class="topic-metadata">

**Author:** [@phil.dworsky](https://forums.sifive.com/u/phil.dworsky)\
**Replies:** 0\
**Last updated:** [November 11, 2020, 8:00am UTC](https://forums.sifive.com/t/about-the-announcements-category/708 "2020-11-11T08:00:00Z")

</div>

\*\*\* NOTICE: SiFive Forums are evolving \*\*\* NOTE: THIS FORUM CATEGORY HAS BEEN MADE READ-ONLY AS OF Nov 15, 2020. Thank you for participating in the RISC-V community and for making RISC-V and SiFive so successful, so f…

---

## [Develop your next RISC-V application with PlatformIO and simulate without hardware on Renode](https://forums.sifive.com/t/develop-your-next-risc-v-application-with-platformio-and-simulate-without-hardware-on-renode/3899)

<div class="topic-metadata">

**Author:** [@ikravets](https://forums.sifive.com/u/ikravets)\
**Replies:** 0\
**Last updated:** [July 23, 2020, 7:39pm UTC](https://forums.sifive.com/t/develop-your-next-risc-v-application-with-platformio-and-simulate-without-hardware-on-renode/3899 "2020-07-23T19:39:54Z")

</div>

Hi all, I would like to share with you an amazing job which did RISC-V Ambassador, Carlos Eduardo. He created demo projects based on PlatformIO for Zephyr RTOS, FreeRTOS, and Arduino and configured Renode as a simulatio…

---

## [xPack GNU RISC-V Embedded GCC v8.3.0-1.2 released](https://forums.sifive.com/t/xpack-gnu-risc-v-embedded-gcc-v8-3-0-1-2-released/3848)

<div class="topic-metadata">

**Author:** [@ilg](https://forums.sifive.com/u/ilg)\
**Replies:** 0\
**Last updated:** [July 5, 2020, 9:48am UTC](https://forums.sifive.com/t/xpack-gnu-risc-v-embedded-gcc-v8-3-0-1-2-released/3848 "2020-07-05T09:48:21Z")

</div>

Version 8.3.0-1.2 is a maintenance release of the xPack GNU RISC-V Embedded GCC , that packs the latest SiFive release from August 2019, and adds support for running on Arm platforms , like Raspberry Pi .

---

## [University Program](https://forums.sifive.com/t/university-program/3820)

<div class="topic-metadata">

**Author:** [@justinT](https://forums.sifive.com/u/justinT)\
**Replies:** 0\
**Last updated:** [June 26, 2020, 8:28pm UTC](https://forums.sifive.com/t/university-program/3820 "2020-06-26T20:28:19Z")

</div>

Hello, Has there been any update on the academic and research program from the November 2019 SiFive Tech Symposium? I would certainly like to be a part of the program for my graduate research and I know this would be g…

---

## [PlatformIO's SiFive dev/platform 2.2.0: A new Freedom E SDK with FreeRTOS and SystemView support](https://forums.sifive.com/t/platformios-sifive-dev-platform-2-2-0-a-new-freedom-e-sdk-with-freertos-and-systemview-support/3755)

<div class="topic-metadata">

**Author:** [@ikravets](https://forums.sifive.com/u/ikravets)\
**Replies:** 0\
**Last updated:** [June 11, 2020, 11:07am UTC](https://forums.sifive.com/t/platformios-sifive-dev-platform-2-2-0-a-new-freedom-e-sdk-with-freertos-and-systemview-support/3755 "2020-06-11T11:07:43Z")

</div>

The PlatformIO Team is pleased to announce the next release v2.2.0 of SiFive RISC-V development platform. What’s New Update Freedom E SDK to v20.05.00.01 (release notes) with FreeRTOS and SystemView support FreeRTO…

---

## [xPack GNU RISC-V Embedded GCC v8.3.0-1.1 released](https://forums.sifive.com/t/xpack-gnu-risc-v-embedded-gcc-v8-3-0-1-1-released/2994)

<div class="topic-metadata">

**Author:** [@ilg](https://forums.sifive.com/u/ilg)\
**Replies:** 0\
**Last updated:** [November 1, 2019, 8:23pm UTC](https://forums.sifive.com/t/xpack-gnu-risc-v-embedded-gcc-v8-3-0-1-1-released/2994 "2019-11-01T20:23:56Z")

</div>

Version 8.3.0-1.1 is a new release of the xPack GNU RISC-V Embedded GCC, following SiFive release from August 2019. https://xpack.github.io/blog/2019/11/01/riscv-none-embed-gcc-v8-3-0-1-1-released/

---

## [PlatformIO SiFive dev/platform 1.0.0: IP Core emulation and debugging without hardware!](https://forums.sifive.com/t/platformio-sifive-dev-platform-1-0-0-ip-core-emulation-and-debugging-without-hardware/2899)

<div class="topic-metadata">

**Author:** [@ikravets](https://forums.sifive.com/u/ikravets)\
**Replies:** 0\
**Last updated:** [September 30, 2019, 1:13pm UTC](https://forums.sifive.com/t/platformio-sifive-dev-platform-1-0-0-ip-core-emulation-and-debugging-without-hardware/2899 "2019-09-30T13:13:12Z")

</div>

The PlatformIO Team is pleased to announce the next release v1.0.0 of SiFive RiSC-V development platform. What’s New Update Freedom E SDK to v201908 Update RISC-V GCC toolchain to 8.3.0 Update openOCD for RISC-V to…

---

## [Toolchain releases announcements?](https://forums.sifive.com/t/toolchain-releases-announcements/2639)

<div class="topic-metadata">

**Author:** [@ilg](https://forums.sifive.com/u/ilg)\
**Replies:** 2\
**Last updated:** [July 17, 2019, 7:34pm UTC](https://forums.sifive.com/t/toolchain-releases-announcements/2639 "2019-07-17T19:34:23Z")

</div>

Is there a reliable source of notifications to know when new toolchains releases are published? As far as I can see, here the latest version advertised is v19.02, while the web sites mentions ‘GNU Embedded Toolchain — v…

---

## [SiFive: Announcing the Second Generation of HiFive1 and FE310](https://forums.sifive.com/t/sifive-announcing-the-second-generation-of-hifive1-and-fe310/2150)

<div class="topic-metadata">

**Author:** [@penguinwashere](https://forums.sifive.com/u/penguinwashere)\
**Replies:** 12\
**Last updated:** [June 12, 2019, 4:28pm UTC](https://forums.sifive.com/t/sifive-announcing-the-second-generation-of-hifive1-and-fe310/2150 "2019-06-12T16:28:18Z")

</div>

Rev. B of the HiFive1 got announced!

---

## [Toolchain Release v19.02](https://forums.sifive.com/t/toolchain-release-v19-02/2146)

<div class="topic-metadata">

**Author:** [@DrewatSiFive](https://forums.sifive.com/u/DrewatSiFive)\
**Replies:** 0\
**Last updated:** [March 11, 2019, 6:32pm UTC](https://forums.sifive.com/t/toolchain-release-v19-02/2146 "2019-03-11T18:32:06Z")

</div>

I am happy to announce the release of new toolchain and OpenOCD binaries. The tools can be downloaded directly from the SiFive website via the link below. https://www.sifive.com/boards (mid-page) New features in this r…

---

## [Freedom Studio Beta 7](https://forums.sifive.com/t/freedom-studio-beta-7/1832)

<div class="topic-metadata">

**Author:** [@DrewatSiFive](https://forums.sifive.com/u/DrewatSiFive)\
**Replies:** 1\
**Last updated:** [December 1, 2018, 12:51am UTC](https://forums.sifive.com/t/freedom-studio-beta-7/1832 "2018-12-01T00:51:37Z")

</div>

It has been a while, and many of you may have noticed that we have been rolling out new beta’s of Freedom Studio recently. Today we are proud to announce the availability of Freedom Studio Beta 7 as well as updated binar…

---

## [Freedom Studio Beta 3](https://forums.sifive.com/t/freedom-studio-beta-3/999)

<div class="topic-metadata">

**Author:** [@DrewatSiFive](https://forums.sifive.com/u/DrewatSiFive)\
**Replies:** 4\
**Last updated:** [February 7, 2018, 2:26pm UTC](https://forums.sifive.com/t/freedom-studio-beta-3/999 "2018-02-07T14:26:44Z")

</div>

We are proud to announce the availability of Freedom Studio Beta 3 as well updated binary releases of the GCC Toolchain and OpenOCD. You can download the new releases from the link below: Whats Changed Moved to t…

---

## [Updated E31 and E51 RISC-V Core IP Evaluations](https://forums.sifive.com/t/updated-e31-and-e51-risc-v-core-ip-evaluations/1013)

<div class="topic-metadata">

**Author:** [@DrewatSiFive](https://forums.sifive.com/u/DrewatSiFive)\
**Replies:** 0\
**Last updated:** [February 5, 2018, 5:02pm UTC](https://forums.sifive.com/t/updated-e31-and-e51-risc-v-core-ip-evaluations/1013 "2018-02-05T17:02:21Z")

</div>

We are happy to announce updates to the E31 and E51 evaluations! Updates to the Arty FPGA images are as follows: \* DTIM increased from 16kB to 64kB \* Number of HWBP increased from 2 to 8 \* ITIM functionality adde…

---

## [Lauterbach and SiFive Bring TRACE32 Support for High-Performance RISC-V Cores](https://forums.sifive.com/t/lauterbach-and-sifive-bring-trace32-support-for-high-performance-risc-v-cores/829)

<div class="topic-metadata">

**Author:** [@DrewatSiFive](https://forums.sifive.com/u/DrewatSiFive)\
**Replies:** 0\
**Last updated:** [October 24, 2017, 9:18pm UTC](https://forums.sifive.com/t/lauterbach-and-sifive-bring-trace32-support-for-high-performance-risc-v-cores/829 "2017-10-24T21:18:56Z")

</div>

We are proud to announce that Lauterbach has added support for SiFive’s E31 and E51 RISC-V Core IP. More information about Lauterbach’s TRACE32 can be found here. For more information on SiFive’s Core IP, click he…

---

## [Part 2 of the "Getting Started with SiFive IP" Webinar Series: Introduction to SiFive Coreplex IP](https://forums.sifive.com/t/part-2-of-the-getting-started-with-sifive-ip-webinar-series-introduction-to-sifive-coreplex-ip/800)

<div class="topic-metadata">

**Author:** [@DrewatSiFive](https://forums.sifive.com/u/DrewatSiFive)\
**Replies:** 1\
**Last updated:** [October 19, 2017, 3:13pm UTC](https://forums.sifive.com/t/part-2-of-the-getting-started-with-sifive-ip-webinar-series-introduction-to-sifive-coreplex-ip/800 "2017-10-19T15:13:32Z")

</div>

Hello everyone, Please join me for the second webinar in our "Getting Started with SiFive IP" series titled: Introduction to SiFive Coreplex IP. In this webinar I will be introducing the SiFive's Coreplex IP product fa…

---

## [September 27th SiFive Social Event - Eat, Drink, Connect](https://forums.sifive.com/t/september-27th-sifive-social-event-eat-drink-connect/782)

<div class="topic-metadata">

**Author:** [@DrewatSiFive](https://forums.sifive.com/u/DrewatSiFive)\
**Replies:** 2\
**Last updated:** [October 7, 2017, 3:36am UTC](https://forums.sifive.com/t/september-27th-sifive-social-event-eat-drink-connect/782 "2017-10-07T03:36:13Z")

</div>

Be our guest and join us at SiFive headquarters for drinks and eats. You'll get the opportunity to meet with the inventors of RISC-V, the creators of the Freedom E310 SoC and other like-minded indivuals to discuss Open S…

---

## [Availability of FE310-G000 on Crowdsupply](https://forums.sifive.com/t/availability-of-fe310-g000-on-crowdsupply/762)

<div class="topic-metadata">

**Author:** [@DrewatSiFive](https://forums.sifive.com/u/DrewatSiFive)\
**Replies:** 5\
**Last updated:** [October 2, 2017, 3:08pm UTC](https://forums.sifive.com/t/availability-of-fe310-g000-on-crowdsupply/762 "2017-10-02T15:08:37Z")

</div>

Hi All, I would like to announce limited quantity availability of the FE310-G000! This is the same silicon that powers the SiFive HiFive1 board which can now be used in your own boards and projects. The FE310-G000 is a…

---

## [RISC-V 101 Webinar on Sept 12](https://forums.sifive.com/t/risc-v-101-webinar-on-sept-12/709)

<div class="topic-metadata">

**Author:** [@nickj](https://forums.sifive.com/u/nickj)\
**Replies:** 4\
**Last updated:** [September 13, 2017, 8:48pm UTC](https://forums.sifive.com/t/risc-v-101-webinar-on-sept-12/709 "2017-09-13T20:48:42Z")

</div>

When: Sept 12, 2017 10:30 AM Pacific Join SiFive engineer Drew Barbier for a one-hour webinar covering the basics of the RISC-V architecture. Registration is now open!
